IEEE VLSI Test Symposium 2018

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, debug and repair of microelectronic circuits and systems.

The VTS Program Committee invites original, unpublished paper submissions for VTS 2018Paper submissions should be complete manuscripts, up to six pages (inclusive of figures, tables, and bibliography) in a standard IEEE two-column format; papers exceeding the page limit will be returned without review. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, and e-mail address of the contact author. A 50-word abstract and five keywords identifying the topic area are also required.

Chen-Huan Chiang
Intel Inc.

Amit Majumdar

M. Tahoori

Karlsruhe Institute of Technology



  • Analog/Mixed-Signal/RF Test
  • ATPG & Compression
  • Pre & Post Silicon Debug
  • Automotive Test & Safety
  • Built-In Self-Test (BIST)
  • Defect & Current Based Test
  • Defect/Fault Tolerance
  • Delay & Performance Test
  • Design for Resiliency
  • Design for Testability (DFT)
  • Design Verification/Validation
  • Diagnosis and Debug
  • Embedded System & Board Test
  • Embedded Test Methods
  • Emerging Technologies Test
  • Fault Modeling and Simulation
  • Hardware Security and Trust
  • Low-Power IC Test
  • Microsystems/MEMS/Sensors Test
  • Memory Test and Repair
  • On-Line Test & Error Correction
  • Power/Thermal Issues in Test
  • Reconfigurable System Test
  • Reliability Evaluation
  • System-on-Chip (SOC) Test
  • Test Standards
  • Test Economics
  • Test of Biomedical Devices
  • Test of High-Speed I/O
  • Test Quality and Reliability
  • Test Resource Partitioning
  • Transients and Soft Errors
  • 2.5D, 3D and SiP Test