

TEST RELIABILITY AND SECURITY CHALLENGES IN VLSI SYSTEMS

CALL FOR PAPERS

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in test, reliability, calibration, validation, yield, and security of microelectronic circuits and systems. The VTS Program Committee invites original - unpublished paper submissions for VTS 2025 Proposals for the innovative practices and special session tracks are also invited.

For more information, visit the website: https://tttc-vts.org/public_html/new/2025/

Major topics include but are not limited to:

- Generative AI Applications in Test & Security
- Silicon Lifecycle Management
- Silent Data Corruption
- Test-Enabled Digital Twin
- Analog - Mixed-Signal - RF Test
- ATPG & Compression
- Automotive Test & Safety
- Built-In Self-Test (BIST)
- Functional safety
- Digital Twin Enabled Test & Security
- High BW Test through High-Speed Interfaces
- Testing for Extreme Environments
- Test for Non-Si & Compound Circuits
- On-Line Test & Error Correction
- Power & Thermal Issues in Test
- System-on-Chip (SOC) Test
- Test & Reliability of Biomedical Devices
- Test & Reliability of High-Speed I/O
- Test Standards
- FPGA Test
- Defect-Based Test
- Defect & Fault Tolerance
- Delay & Performance Test
- Design for Testability
- Post-silicon Validation & Debug
- Hardware Security
- Embedded System & Board Test
- Test & Security of Quantum Circuits
- Test & Security of Photonic Circuits
- Test & Security of Emerging Memory Technologies
- Test & Security of Machine Learning Hardware
- Machine Learning for Test & Security
- Functional Debug through Scan
- Fault Modeling and Simulation
- Low-Power IC Test
- Microsystems/MEMS/Sensors Test
- Memory Test and Repair
- Test for 3D & Heterogeneous Integration
- Yield Optimization

Key Dates:

Paper registration:

Nov. 18, 2024

Paper PDF upload:

Nov. 25, 2024

Notification:

Jan. 31, 2025

Camera-ready upload:

Feb. 21, 2025

Submissions:

Scientific Papers: complete manuscripts - up to 6 pages in standard IEEE two-column format (references do not count towards the page limit).

Special Session and Innovative Practices Proposals:

Proposals may include presentations on hot topics, panels, and embedded tutorials. Every proposal must include a 150-to-200 word abstract - the name of the organizers and a list of at least three speakers with tentative presentation titles.

The VTS review process is DOUBLE BLIND

Submit your papers at:

<https://welcome.molesystems.com/tttc/VTS/2025>

Steering Committee

- M. Abadir – Abadir & Associates
- J. Figueras – UPC
- A. Ivanov – U. of British Columbia
- M. Nicolaidis – TIMA Laboratory
- P. Prinetto – Politecnico di Torino
- A. Singh – Auburn University
- P. Varma – Veda Design Systems Inc.
- Y. Zorian – Synopsys

Organizing Committee

General Co-Chairs:

- Sule Ozev (ASU)
- Krishnendu Chakrabarty (ASU)

Program Co-Chairs:

- Naghmeh Karimi (UMBC)
- Arani Sinha (Intel)

Past Chair:

- Mehdi Tahoori (Karlsruhe Inst. Tech.)

Vice General Chair:

- Jennifer Dworak (SMU)

Vice Program Chair:

- Gurgen Harutyunyan (Synopsys)

Registration Chair:

- Farshad Firouzi (ASU)

Finance Chair

- JV Rajendran (TAMU)

Publication Chair:

- Marcello Traiola (Inria)

Special Session Co-Chairs:

- Ujjwal Guin (Auburn U.)
- Wilson Pradeep (Google)

IP Session Co-Chairs:

- Fei Su (Intel)
- Arjun Chaudhuri (NVIDIA)

Industry Relations Chair:

- Martin Keim (Siemens)
- Sanmitra Banerjee (NVIDIA)

Web Chair

- Jeff Zhang (ASU)

Local Arrangements Chair

- Jennifer Kitchen (ASU)

AV chair

- Leslie Hwang (ASU)

Student Activities Chair:

- Vidya Chhabria (ASU)


Ex-Officio

- Yervant Zorian (Synopsys)

General Chairs

Sule Ozev

Arizona State University
SuleOzev@asu.edu



Krishnendu Chakrabarty

Arizona State University
krishnendu.chakrabarty@asu.edu

Program Chairs

Naghmeh Karimi

Univ. of Maryland Baltimore County
naghmeh.karimi@umbc.edu



Arani Sinha

Intel Corp.
arani.sinha@intel.com