

TEST RELIABILITY AND SECURITY CHALLENGES IN VLSI SYSTEMS

CALL FOR PAPERS

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, reliability and security of microelectronic circuits and systems. The VTS Program Committee invites original, unpublished **paper submissions** for VTS 2020. Proposals for the **innovative practices** and **special sessions** tracks are also invited.

Organizing Committee:

General Chair:	L .Anghel –TIMA
	A. Majumdar – Xilinx
Program Chairs:	S. Di Carlo – P. di Torino
-	P. Song – IBM Research
Past Chair:	CH. Chang – Intel
Vice Gen. Chair:	S. Ravi – Texas Instruments
Vice Prog. Chairs:	: S. Natarajan – Intel
	S. Ozev – Arizona State Univ.
IP Track:	J. Colburn – NVIDIA
	M. Hutner – Teradyne
Special Sessions:	J.Dworak – SMU
	M.Michael – U. Cyprus
New Initiatives:	X. Li – CAS
New Topics:	B. Courtois – BC Consulting
	B. Kaminska - Simon Fraser U.
Corporate Supp.:	M. Ricchetti – Synopsys
	A. Sinha – Intel
Finance:	C. Patel – UMBC
Registration:	K. Huang - San Diego State U.
Publications:	E. Vatajelu – TIMA
Publicity:	H. Li – CAS
	A. Savino – P. di Torino
Asian Initiatives:	H.Kobayashi, Gunma U.
Europ. Initiatives:	M. Tahoori – KIT
Local Arrang.:	S.Patil – Qualcomm
Audio/Visual:	U. Guin – Auburn U.
Student Act.:	N. Karimi – UMBC
Ex-Officio:	Y. Zorian – Synopsys

Steering Committee:

- M. Abadir Abadir & Associates
- J. Figueras UPC
- A. Ivanov U. of British Columbia
- M. Nicolaidis TIMA Laboratory
- P. Prinetto Politecnico di Torino
- A. Singh Auburn University
- P. Varma Real Intent Y. Zorian – Synopsys

Major topics include but are not limited to:

Analog/Mixed-Signal/RF Test ATPG & Compression Silicon Debug Automotive Test & Safety Built-In Self-Test (BIST) Defect & Current Based Test Defect/Fault Tolerance Delay & Performance Test Design for Testability (DFT) Design Verification/Validation

New hot topics:

Embedded System & Board Test Embedded Test Methods Emerging Technologies Test FPGA Test Fault Modeling and Simulation Hardware Security Low-Power IC Test Microsystems/MEMS/Sensors Test Memory Test and Repair On-Line Test & Error Correction Power/Thermal Issues in Test System-on-Chip (SOC) Test Test Standards & Economics Test of Biomedical Devices Test of High-Speed I/O Test Quality and Reliability Test Resource Partitioning Transients and Soft Errors 2.5D, 3D and SiP Test Yield Optimization

VTS puts particular emphasis on enlarging its scope soliciting submissions on aspects on the following hot topics: Testing AI and Neuromorphic Devices, Machine Learning for Test, Test/Reliability/Security in Approximate and Quantum Computing.

KEY DATES	Submissions	
Oct 4, 2019 - Title/Abstract Registration	6 pages in a standard IEEE	
Oct 11, 2019 - Paper (PDF) upload	two columns format.	
Dec 10, 2019 - Notifications		
Feb 7, 2020 - Camera ready upload	Submit at:	
	http://www.tttc-vts.org	

VTS 2020 will present a Best Paper Award, a Best Special Session Award, and a Best Innovative Practices Session Award based on the evaluations of reviewers, attendees, and an invited panel of judges. We also plan to organize various Student Activities including the TTTC Best Doctoral Thesis Contest, details for which will be made available through the VTS website.

General Co-Chair



TIMA lorena.anghel@imag.fr

Lorena Anghel



Program Co-Chairs



Stefano Di Carlo Politecnico di Torino stefano.dicarlo@polito.it



Peilin Song IBM Research psong@us.ibm.com



For information, visit www.tttc-vts.org